DATA SHEET

## SCN0080G_A, SCN0080G_B 80-Segment Dot-matrix STN LCD Driver

To improve design and/or performance,<br>Avant Electronics may make changes to its products. Please contact Avant Electronics for the latest versions of its products

## 1 GENERAL

### 1.1 Description

The SCN0080G_A and the SCN0080G_B are two 80-segment dot-matrix STN LCD drivers. They are designed to be paired with the SCN6400G 64-common driver. The only difference between the SCN0080G_A and the SCN0080G_B is their pin assignment. The pin assignment of the SCN0080G_B is a mirrored version of the SCN0080G_A. Two types of pin assignments make PCB layout more flexible and increase component density.

### 1.2 Features

- 80 -output segment driver for dot-matrix STN LCD.
- Display duty : $1 / 8$ to $1 / 128$
- Display-OFF function for reducing power consumption.
- 4-level external LCD bias voltage.
- 4-bit parallel or serial interface with a controller for display data.
- Capability of being cascaded in application to expand segment number.
- Operating voltage range (control logic): $2.7 \sim 5.5$ volts.
- Operating voltage range (LCD bias voltage, $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}$ ): $8 \sim 20$ volts.
- Data transfer clock: 6.0 MHz , when $\mathrm{V}_{\mathrm{DD}}=5$ volts.
- Operating temperature range: -20 to $+85^{\circ} \mathrm{C}$.
- Storage temperature range: -40 to $+125^{\circ} \mathrm{C}$.


### 1.3 Ordering information

Table 1 Ordering information

| TYPE NUMBER | DESCRIPTION |
| :--- | :--- |
| SCN0080G_A-LQFPG | LQFP100 Green package. |
| SCN0080G_A-QFPG | QFP100 Green package. |
| SCN0080G_A-LQFP | LQFP100 package. |
| SCN0080G_A-QFP | QFP100 package. |
| SCN0080G_A-D | tested die. |
| SCN0080G_B-LQFPG | LQFP100 Green package. |
| SCN0080G_B-QFPG | QFP100 Green package. |
| SCN0080G_B-LQFP | LQFP100 package. |
| SCN0080G_B-QFP | QFP100 package. |
| SCN0080G_B-D | tested die. |

## 2 FUNCTIONAL BLOCK DIAGRAM AND DESCRIPTION

### 2.1 Functional block diagram



Fig. 1 Functional Block Diagram

## 3 PINNING INFORMATION

### 3.1 Pinning diagram



Fig. 2 Pin diagram of LQFP/QFP100 package


Fig. 3 Pin diagram of LQFP100/QFP100 package

### 3.2 Signal description

Table 2 Pin signal description.
To avoid a latch-up effect at power-on: $\mathrm{V}_{\mathrm{SS}}-0.5 \mathrm{~V}<$ voltage at any pin at any time $<\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$.

| Pin number |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { SCN0080G_ } \\ & \text { A } \end{aligned}$ | SCN0080G_ <br> B | SYMBOL | I/O | DESCRIPTION |
| 1~80 | 80~1 | 01~080 | Output | Segment driver output. <br> Please refer to Table 3 for output voltage level. |
| 99 | 82 | CDI | Input | Chip Disable pin. <br> When CDI=High, on-chip data reception circuit is disabled and data can not be sent into the SCN0080G_A, SCN0080G_B. <br> When CDI=LOW, data can be sent into the SCN0080G_A, SCN0080G_B. |
| 92, 89, 88 | 89, 92, 93 | V1, V3, V4 | Input | LCD bias voltage. <br> V 1 and $\mathrm{V}_{\mathrm{EE}}$ are selected levels. <br> V 3 and V 4 are unselected levels. |
| 87 | 94 | $\mathrm{V}_{\text {EE }}$ | Input | Negative power supply for LCD bias. |
| 93 | 88 | M | Input | Frame signal, for generating alternating LCD bias voltages. |
| 98 | 83 | LOAD | Input | Display data ( 80 bits) latch clock. At the falling edge of the LOAD signal, 80-bit segment data is transferred from the first latch to the second latch for output. (Refer to Fig. 1, Functional Block Diagram. |
| 86 | 95 | $\mathrm{V}_{\mathrm{ss}}$ | Input | Ground. |
| 84 | 97 | $\overline{\text { DISPOFF }}$ | Input | Display Disable. <br> When $\overline{\text { DISPOFF }}=\mathrm{L}$, the outputs O1~081 are all at a fixed level of V1. |
| 91 | 90 | $V_{D D}$ | Input | Power supply for control logic. |
| 85 | 96 | P/S | Input | Selection of parallel or serial interface with a controller. <br> When P/S= HIGH, 4-bit parallel interface is selected. <br> When P/S=LOW, serial interface is selected. |
| 81, 83, 90 | 91, 98, 100 | NC |  | No Connection. <br> These pins are not used in application and must be left open. |


| Pin number |  | SYMBOL | 1/0 | DESCRIPTION Www.DataSheet4U. |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { SCN0080G_ } \\ & \text { A } \end{aligned}$ | SCN0080G_ <br> B |  |  |  |
| $\begin{aligned} & 97,96,95, \\ & 94 \end{aligned}$ | $\begin{aligned} & 84,85,86, \\ & 87 \end{aligned}$ | $\begin{aligned} & \text { SDI/DI4 ~ } \\ & \text { DI1 } \end{aligned}$ | Input | 4-bit parallel data input or 1-bit serial input. <br> When 4-bit parallel data bus interferes is selected, the 4 bits of data are latched into the SCN0080G_A, SCN0080G_B at the falling edge of the CP clock. Please refer to Fig 4. <br> When 1-bit serial interface is selected, data is input to the SDI/DI4 pin. In this interface mode, DI1~DI3 should be tied either to HIGH or to LOW. |
| 100 | 81 | CP | Input | Display data latch clock. <br> 4 bits of display data (DI1~DI4) are latched into the internal 80-bit latch at the falling edge of CP. <br> Please refer to Fig 4. |
| 82 | 99 | CDO | Output | Cascading output when the SCN0080G_A, SCN0080G_B are used in cascade. |

## 80-Segment Dot-matrix STN LCD Driver

## 4 FUNCTIONAL DESCRIPTION

### 4.1 Segment output drive (01~080)

The voltage level of the outputs O1~O80 is determined by Input data (display data), M (frame signal), and DISPOFF, as given in the following table.

Table 3 output voltage level of O1~O80

| $M$ | Data | $\overline{\text { DISPOFF }}$ | Output |
| :---: | :---: | :---: | :---: |
| $L$ | L | H | V 3 |
| L | H | H | V 1 |
| $H$ | L | H | V 4 |
| $H$ | H | H | $\mathrm{V}_{\mathrm{EE}}$ |
| X | X | L | V 1 |

In the above table, $\mathrm{X}=$ don't care and must be tied either to H or L .

### 4.2 Display Data Inputs (DI1~DI4)

The SCN0080G_A, SCN0080G_B has a 4-bit parallel data bus (DI1~DI4) to interface with a controller. A logic High of a bit represents an ON cell (black pixel on the LCD screen).

Table 4 Data bits

| Display data | LCD drive output | LCD display |
| :--- | :--- | :--- |
| $H$ | Selected level (V1, VEE) | ON |
| L | Unselected level (V3, V4) | OFF |

### 4.3 Sequence of data input when 4-bit parallel interface is selected.

When 4-bit parallel interface mode is selected, the 4-bit data that is first latched goes to O77~O80 and the 4-bit data that is last latched goes to $01 \sim 04$.


Fig. 4 Sequence/direction of display data input

## 5 ABSOLUTE MAXIMUM RATING

Table 5 Absolute maximum rating
$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$; all voltages with respect to $\mathrm{V}_{\mathrm{SS}}$ unless otherwise specified; $\mathrm{T}_{\mathrm{amb}}=25 \pm 2^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Voltage on the $\mathrm{V}_{\mathrm{DD}}$ input | -0.3 | +7.0 | V |
| $\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}$ | LCD bias voltage, note 1 | 0 | 22 | V |
| $\mathrm{Vi}(\max )$ | Maximum input voltage to input pins | -0.3 | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{~T}_{\mathrm{amb}}$ | Operating ambient temperature range | -20 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |

## Note:

1. The condition $\mathrm{V}_{\mathrm{DD}} \geq \mathrm{V} 1>\mathrm{V} 3>\mathrm{V} 4>\mathrm{V}_{\mathrm{EE}}$ must always be met.

## 6 DC CHARACTERISTICS

Table 6 DC Characteristics
$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$; $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$; all voltages with respect to $\mathrm{V}_{\text {SS }}$ unless otherwise specified; $\mathrm{T}_{\mathrm{amb}}=25 \pm 2{ }^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Supply voltage for control logic | Please refer to Fig. 14 for DC power-up sequence. | 2.7 | 5.0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}$ | LCD bias voltage | Note 1. | 8 |  | 20 |  |
| $\mathrm{V}_{\text {IL }}$ | Input LOW voltage of input pins | DI1~SDI/DI4, CP, LOAD, CDI, P/S, M, DISPOFF | 0 |  | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH voltage of input pins | DI1~SDI/DI4, CP, LOAD, CDI, P/S, M, DISPOFF | $0.8 \mathrm{~V}_{\text {DD }}$ |  | $V_{D D}$ | V |
| IIL | Input LOW leakage current of input pins (i. e. Reverse leakage current of input ESD protection diode) | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}},$ <br> LOAD, CP, CDI, P/S, DI1~SDI/DI4, M, DISPOFF |  |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH leakage current of input pins (i. e. Reverse leakage current of input protection diode) | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}},$ <br> LOAD, CP, CDI, P/S, DI1~SDI/DI4, M, DISPOFF |  |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW voltage level of the CDO pin | $\mathrm{I}_{\mathrm{OL}}=400 \mu \mathrm{~A}$ | 0.0 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH voltage level of the CDO pin | $\mathrm{IOH}^{=-400 \mu \mathrm{~A}}$ | $\mathrm{V}_{\mathrm{DD}}-0.4$ |  | $V_{D D}$ | V |
| $\mathrm{I}_{\text {STBY }}$ | Standby current | Note 2. |  |  | 200 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SS }}$ | Operating current ( $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{S S}$ ) | Note 3. |  |  | 1.0 | mA |
| $\mathrm{I}_{\text {EE }}$ | Operating current ( $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{EE}}$ ) | Note 4. |  |  | 0.1 | mA |
| Ci | Input capacitance of the CP pin | The CP clock frequency is 3.3 MHz. |  | 5.0 |  | pF |
| $\mathrm{R}_{\text {ON }}$ | Driver ON resistance at $V_{\text {LCD }}=18 \mathrm{~V}(\mathrm{HV}$ transmission transistors of O1~O80) | Note 5. |  | 2.0 | 4.0 | $\mathrm{K} \Omega$ |

## Notes:

1. The condition $\mathrm{V}_{\mathrm{DD}} \geq \mathrm{V} 1>\mathrm{V} 3>\mathrm{V} 4>\mathrm{V}_{\mathrm{EE}}$ must always be met.
2. $\mathrm{CDI}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{E E}=18 \mathrm{~V}, \mathrm{CP}=3.3 \mathrm{MHz}$, Output unloaded; measured at the $\mathrm{V}_{\mathrm{SS}}$ pin.
3. Condition for the measurement: $\mathrm{V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}=18 \mathrm{~V}, \mathrm{CP}=3.3 \mathrm{MHz}, \mathrm{LOAD}=5.156 \mathrm{KHz}, \mathrm{M}=52 \mathrm{~Hz}$. This is the current flowing from $V_{D D}$ to $V_{S S}$, measured at the $V_{S S}$ pin.
4. Condition for the measurement: $\mathrm{V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}=18 \mathrm{~V}, \mathrm{CP}=3.3 \mathrm{MHz}, \mathrm{LOAD}=5.156 \mathrm{KHz}, \mathrm{M}=52 \mathrm{~Hz}$. This is the current flowing from $V_{D D}$ to $V_{E E}$, measured at the $V_{E E}$ pin.
5. Condition for the measurement: $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}=18 \mathrm{~V}, \mid \mathrm{V}_{\mathrm{DE}}-\mathrm{V}_{\mathrm{O}}=0.25 \mathrm{~V}$, where $\mathrm{V}_{\mathrm{DE}}=$ one of $\mathrm{V} 1, \mathrm{~V} 3, \mathrm{~V} 4$, or $\mathrm{V}_{\mathrm{EE}} . \mathrm{V} 1=\mathrm{V}_{\mathrm{DD}}$, $\mathrm{V} 3=(9 / 11) \times\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}\right), \mathrm{V} 4=(2 / 11) \times\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}\right)$. For the driver circuits (01~080), please refer to Section 14, Pin Circuits.

## 7 AC CHARACTERISTICS



Fig. 5 AC characteristics
Table 7 AC Characteristics
$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$; $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$; all voltages with respect to $\mathrm{V}_{\mathrm{SS}}$ unless otherwise specified; $\mathrm{T}_{\mathrm{amb}}=25 \pm 2^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
| :---: | :--- | :--- | :---: | :---: | :--- |
| $\mathrm{f}_{\mathrm{CP}}$ | CP clock frequency |  |  | 3.6 | MHz |
| $\mathrm{T}_{\mathrm{WC}}$ | CP clock pulse width |  | 90 |  | ns |
| $\mathrm{~T}_{\mathrm{WL}}$ | LOAD clock pulse width |  | 90 |  | ns |
| $\mathrm{t}_{\text {SETUP }}$ | Input data setup time | DI1~SDI/DI4 data to the <br> falling edge of the CP clock. | 60 |  | ns |
| $\mathrm{t}_{\mathrm{HoLD}}$ | Input data hold time. | Falling edge of the CP clock <br> to DI1~SDI/DI4 data change. | 60 |  | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | CP to LOAD |  | 80 |  | ns |
| $\mathrm{t}_{\mathrm{LC}}$ | LOAD to CP |  | 80 |  | ns |
| $\mathrm{t}_{\mathrm{R}}$ | CP rise time |  |  | 40 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | CP fall time |  |  | 40 | ns |
| $\mathrm{t}_{\mathrm{RL}}$ | Load rise time |  |  | 40 |  |
| $\mathrm{t}_{\mathrm{FL}}$ | Load fall time | the CDO pin, Load=30 pF. |  | 180 | ns |
| $\mathrm{t}_{\mathrm{D}}$ | Output delay time |  |  |  |  |

## 8 OUTPUT TIMING DIAGRAM



Fig. 6 Output timing diagram

## 9 TIMING CHART ( 1/240 DUTY, 1/16 BIAS)

## $9.1 \quad$ 1/240 duty timing chart



Fig. 7 1/240 duty timing chart

## $9.2 \quad$ 1/16 bias



Fig. 8 1/16 bias

### 9.3 Bias circuit



$$
\begin{aligned}
& V a=V_{D D}-(1 / 11) V_{L C D} \\
& V b=V_{D D}-(2 / 11) V_{L C D} \\
& V C=V_{D D}-(9 / 11) V_{L C D} \\
& V d=V_{D D}-(10 / 11) V_{L C D} \\
& V e=V_{D D}-(11 / 11) V_{L C D}
\end{aligned}
$$

Bias for the SCN0080G_B is the same as that for the SCN0080G_A.

Fig. 9 LCD bias voltage



## 11 100 X 240-PIXEL APPLICATION

The following diagram illustrates an example of using three SCN0080G_A (or SCN0080G_B) and two SCN6400G to design a $100 \times 240$-dots LCD panel. The duty cycle of the design is $1 / 100$. For cascading application, Cascading Output (CDO) of the previous chip should be connected to the Cascading Input of the next chip.


## 12 TIMING DIAGRAM FOR $100 \times 240-$ PIXEL APPLICATION







SCN0080G_A, SCN0080G_B output data

Fig. 11 Timing diagram for $100 \times 240$-pixel application

## 13 APPLICATIONS WHERE SEGMENT DATA IS NOT A MULTIPLE OF 4



SDI


If serial data is sent according to the above timing diagram, data pixels $(m, 229),(m, 230),(m+1,1)$, and $(m+1,2)$ will not be output to O69, O70 of chip \#3, because the SCN0080G_A (or the SCN0080G_B) accepts both parallel and serial input data in a 4-bit unit.

Fig. 12 Application where segment number is not multiples of 4 .


A timing diagram for applications where segment number is not a multiple of 4 is given above. In this application, the pixel ( $\mathrm{m}, 231$ ) and the pixel ( $\mathrm{m}, 232$ ) are, respectively, output on 071 and 072 of chip \#3. But, because these two outputs are not physically connected to the panel, they are not valid outputs.

Fig. 13 Timing diagram for applications where segment number is not multiples of 4 .

## 80-Segment Dot-matrix STN LCD Driver

## 14 PIN CIRCUITS

Table 8 MOS-level schematics of all input, output, and I/O pins.

| SYMBOL | Input/ output | CIRCUIT | NOTES |
| :---: | :---: | :---: | :---: |
| CDO | Output |  |  |
| $\begin{aligned} & \text { CP, LOAD, } \\ & \text { DI1~SDI/DI4, } \\ & \text { P/S, M, CDI, } \\ & \hline \text { DISPOFF } \end{aligned}$ | Inputs |  |  |
| $\begin{aligned} & \mathrm{O} 1 \sim \mathrm{O} 80, \\ & \text { V1, V3, V4, } \\ & \mathrm{V}_{\mathrm{EE}} \end{aligned}$ | Driver outputs, <br> High voltage inputs |  |  |

## 80-Segment Dot-matrix STN LCD Driver

## 15 APPLICATION NOTES

1. It is recommended that the following power-up sequence be followed to ensure reliable operation of your display system. As the ICs are fabricated in CMOS and there is intrinsic latch-up problem associated with any CMOS devices, proper power-up sequence can reduce the danger of triggering latch-up. When powering up the system, control logic power must be powered on first. When powering down the system, control logic must be shut off later than or at the same time with the LCD bias ( $\mathrm{V}_{\mathrm{EE}}$ ).


Fig. 14 Recommended power up/down sequence


## 17 SOLDERING

### 17.1 Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. For more in-depth account of soldering ICs, please refer to dedicated reference materials.

### 17.2 Reflow soldering

Reflow soldering techniques are suitable for all QFP packages.
The choice of heating method may be influenced by larger plastic QFP packages ( 44 leads, or more). If infrared or vapour phase heating is used and the large packages are not absolutely dry (less than $0.1 \%$ moisture content by weight), vaporization of the small amount of moisture in them can cause cracking of the plastic body. For more information, please contact Avant for drypack information.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to $250^{\circ} \mathrm{C}$.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at $45{ }^{\circ} \mathrm{C}$.

### 17.3 Wave soldering

Wave soldering is not recommended for QFP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

## If wave soldering cannot be avoided, the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The footprint must be at an angle of $45^{\circ}$ to the board direction and must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is $260^{\circ} \mathrm{C}$, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than $150^{\circ} \mathrm{C}$ within 6 seconds. Typical dwell time is 4 seconds at $250^{\circ} \mathrm{C}$.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### 17.4 Repairing soldered joints

Fix the component by first soldering two diagonally- opposite end leads. Use only a low voltage soldering iron (less than 24 V ) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300^{\circ} \mathrm{C}$. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and $320^{\circ} \mathrm{C}$.

## 80-Segment Dot-matrix STN LCD Driver

## 18 LIFE SUPPORT APPLICATIONS

Avant products are not designed for use in life support appliances, devices, or systems where malfunction of these products may leads to personal injury. Avant customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Avant for any damages resulting from such improper use or sale.

